ci.h 11.8 KB
Newer Older
1
// SPDX-License-Identifier: GPL-2.0
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
/*
 * ci.h - common structures, functions, and macros of the ChipIdea driver
 *
 * Copyright (C) 2008 Chipidea - MIPS Technologies, Inc. All rights reserved.
 *
 * Author: David Lopo
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __DRIVERS_USB_CHIPIDEA_CI_H
#define __DRIVERS_USB_CHIPIDEA_CI_H

#include <linux/list.h>
18
#include <linux/irqreturn.h>
19
#include <linux/usb.h>
20
#include <linux/usb/gadget.h>
21
#include <linux/usb/otg-fsm.h>
22
23
#include <linux/usb/otg.h>
#include <linux/ulpi/interface.h>
24
25
26
27

/******************************************************************************
 * DEFINE
 *****************************************************************************/
28
#define TD_PAGE_COUNT      5
29
#define CI_HDRC_PAGE_SIZE  4096ul /* page size for TD's */
30
31
#define ENDPT_MAX          32

32
33
34
/******************************************************************************
 * REGISTERS
 *****************************************************************************/
35
36
37
38
39
40
41
42
43
/* Identification Registers */
#define ID_ID				0x0
#define ID_HWGENERAL			0x4
#define ID_HWHOST			0x8
#define ID_HWDEVICE			0xc
#define ID_HWTXBUF			0x10
#define ID_HWRXBUF			0x14
#define ID_SBUSCFG			0x90

44
45
46
47
48
49
50
51
52
53
54
55
/* register indices */
enum ci_hw_regs {
	CAP_CAPLENGTH,
	CAP_HCCPARAMS,
	CAP_DCCPARAMS,
	CAP_TESTMODE,
	CAP_LAST = CAP_TESTMODE,
	OP_USBCMD,
	OP_USBSTS,
	OP_USBINTR,
	OP_DEVICEADDR,
	OP_ENDPTLISTADDR,
56
	OP_TTCTRL,
57
	OP_BURSTSIZE,
58
	OP_ULPI_VIEWPORT,
59
60
61
62
63
64
65
66
67
68
69
70
71
72
	OP_PORTSC,
	OP_DEVLC,
	OP_OTGSC,
	OP_USBMODE,
	OP_ENDPTSETUPSTAT,
	OP_ENDPTPRIME,
	OP_ENDPTFLUSH,
	OP_ENDPTSTAT,
	OP_ENDPTCOMPLETE,
	OP_ENDPTCTRL,
	/* endptctrl1..15 follow */
	OP_LAST = OP_ENDPTCTRL + ENDPT_MAX / 2,
};

73
74
75
/******************************************************************************
 * STRUCTURES
 *****************************************************************************/
76
/**
77
 * struct ci_hw_ep - endpoint representation
78
79
80
81
82
83
84
 * @ep: endpoint structure for gadget drivers
 * @dir: endpoint direction (TX/RX)
 * @num: endpoint number
 * @type: endpoint type
 * @name: string description of the endpoint
 * @qh: queue head for this endpoint
 * @wedge: is the endpoint wedged
85
 * @ci: pointer to the controller
86
87
88
 * @lock: pointer to controller's spinlock
 * @td_pool: pointer to controller's TD pool
 */
89
struct ci_hw_ep {
90
91
92
93
94
	struct usb_ep				ep;
	u8					dir;
	u8					num;
	u8					type;
	char					name[16];
95
	struct {
96
		struct list_head	queue;
97
		struct ci_hw_qh		*ptr;
98
99
100
		dma_addr_t		dma;
	}					qh;
	int					wedge;
101
102

	/* global resources */
103
	struct ci_hdrc				*ci;
104
105
	spinlock_t				*lock;
	struct dma_pool				*td_pool;
106
	struct td_node				*pending_td;
107
108
};

109
110
111
112
113
114
enum ci_role {
	CI_ROLE_HOST = 0,
	CI_ROLE_GADGET,
	CI_ROLE_END,
};

115
116
117
118
119
120
121
122
123
124
125
126
enum ci_revision {
	CI_REVISION_1X = 10,	/* Revision 1.x */
	CI_REVISION_20 = 20, /* Revision 2.0 */
	CI_REVISION_21, /* Revision 2.1 */
	CI_REVISION_22, /* Revision 2.2 */
	CI_REVISION_23, /* Revision 2.3 */
	CI_REVISION_24, /* Revision 2.4 */
	CI_REVISION_25, /* Revision 2.5 */
	CI_REVISION_25_PLUS, /* Revision above than 2.5 */
	CI_REVISION_UNKNOWN = 99, /* Unknown Revision */
};

127
128
/**
 * struct ci_role_driver - host/gadget role driver
129
130
131
132
 * @start: start this role
 * @stop: stop this role
 * @irq: irq handler for this role
 * @name: role name string (host/gadget)
133
134
 */
struct ci_role_driver {
135
136
137
	int		(*start)(struct ci_hdrc *);
	void		(*stop)(struct ci_hdrc *);
	irqreturn_t	(*irq)(struct ci_hdrc *);
138
139
140
	const char	*name;
};

141
142
143
/**
 * struct hw_bank - hardware register mapping representation
 * @lpm: set if the device is LPM capable
144
 * @phys: physical address of the controller's registers
145
146
147
148
149
150
 * @abs: absolute address of the beginning of register window
 * @cap: capability registers
 * @op: operational registers
 * @size: size of the register window
 * @regmap: register lookup table
 */
151
struct hw_bank {
152
	unsigned	lpm;
153
	resource_size_t	phys;
154
155
156
157
	void __iomem	*abs;
	void __iomem	*cap;
	void __iomem	*op;
	size_t		size;
158
	void __iomem	*regmap[OP_LAST + 1];
159
160
};

161
/**
162
 * struct ci_hdrc - chipidea device representation
163
164
165
166
167
168
169
 * @dev: pointer to parent device
 * @lock: access synchronization
 * @hw_bank: hardware register mapping
 * @irq: IRQ number
 * @roles: array of supported roles for this controller
 * @role: current role
 * @is_otg: if the device is otg-capable
170
 * @fsm: otg finite state machine
171
172
173
174
 * @otg_fsm_hrtimer: hrtimer for otg fsm timers
 * @hr_timeouts: time out list for active otg fsm timers
 * @enabled_otg_timer_bits: bits of enabled otg timers
 * @next_otg_timer: next nearest enabled timer to be expired
175
176
177
178
179
180
 * @work: work for role changing
 * @wq: workqueue thread
 * @qh_pool: allocation pool for queue heads
 * @td_pool: allocation pool for transfer descriptors
 * @gadget: device side representation for peripheral controller
 * @driver: gadget driver
181
 * @resume_state: save the state of gadget suspend from
182
 * @hw_ep_max: total number of endpoints supported by hardware
183
 * @ci_hw_ep: array of endpoints
184
185
186
187
188
189
190
191
192
 * @ep0_dir: ep0 direction
 * @ep0out: pointer to ep0 OUT endpoint
 * @ep0in: pointer to ep0 IN endpoint
 * @status: ep0 status request
 * @setaddr: if we should set the address on status completion
 * @address: usb address received from the host
 * @remote_wakeup: host-enabled remote wakeup
 * @suspended: suspended by host
 * @test_mode: the selected test mode
193
 * @platdata: platform specific information supplied by parent device
194
 * @vbus_active: is VBUS active
195
196
 * @ulpi: pointer to ULPI device, if any
 * @ulpi_ops: ULPI read/write ops for this device
197
198
 * @phy: pointer to PHY, if any
 * @usb_phy: pointer to USB PHY, if any and if using the USB PHY framework
199
 * @hcd: pointer to usb_hcd for ehci host driver
200
 * @debugfs: root dentry for this controller in debugfs
201
202
203
 * @id_event: indicates there is an id event, and handled at ci_otg_work
 * @b_sess_valid_event: indicates there is a vbus event, and handled
 * at ci_otg_work
204
 * @imx28_write_fix: Freescale imx28 needs swp instruction for writing
205
206
207
 * @supports_runtime_pm: if runtime pm is supported
 * @in_lpm: if the core in low power mode
 * @wakeup_int: if wakeup interrupt occur
208
 * @rev: The revision number for controller
209
 */
210
struct ci_hdrc {
211
212
213
214
215
216
217
	struct device			*dev;
	spinlock_t			lock;
	struct hw_bank			hw_bank;
	int				irq;
	struct ci_role_driver		*roles[CI_ROLE_END];
	enum ci_role			role;
	bool				is_otg;
218
	struct usb_otg			otg;
219
	struct otg_fsm			fsm;
220
221
222
223
	struct hrtimer			otg_fsm_hrtimer;
	ktime_t				hr_timeouts[NUM_OTG_FSM_TIMERS];
	unsigned			enabled_otg_timer_bits;
	enum otg_fsm_timer		next_otg_timer;
224
225
226
227
228
229
230
231
	struct work_struct		work;
	struct workqueue_struct		*wq;

	struct dma_pool			*qh_pool;
	struct dma_pool			*td_pool;

	struct usb_gadget		gadget;
	struct usb_gadget_driver	*driver;
232
	enum usb_device_state		resume_state;
233
	unsigned			hw_ep_max;
234
	struct ci_hw_ep			ci_hw_ep[ENDPT_MAX];
235
	u32				ep0_dir;
236
	struct ci_hw_ep			*ep0out, *ep0in;
237
238
239
240
241
242
243
244

	struct usb_request		*status;
	bool				setaddr;
	u8				address;
	u8				remote_wakeup;
	u8				suspended;
	u8				test_mode;

245
	struct ci_hdrc_platform_data	*platdata;
246
	int				vbus_active;
247
248
249
250
#ifdef CONFIG_USB_CHIPIDEA_ULPI
	struct ulpi			*ulpi;
	struct ulpi_ops 		ulpi_ops;
#endif
251
252
	struct phy			*phy;
	/* old usb_phy interface */
253
	struct usb_phy			*usb_phy;
254
	struct usb_hcd			*hcd;
255
	struct dentry			*debugfs;
256
257
	bool				id_event;
	bool				b_sess_valid_event;
258
	bool				imx28_write_fix;
259
260
261
	bool				supports_runtime_pm;
	bool				in_lpm;
	bool				wakeup_int;
262
	enum ci_revision		rev;
263
264
};

265
static inline struct ci_role_driver *ci_role(struct ci_hdrc *ci)
266
267
268
269
270
{
	BUG_ON(ci->role >= CI_ROLE_END || !ci->roles[ci->role]);
	return ci->roles[ci->role];
}

271
static inline int ci_role_start(struct ci_hdrc *ci, enum ci_role role)
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
{
	int ret;

	if (role >= CI_ROLE_END)
		return -EINVAL;

	if (!ci->roles[role])
		return -ENXIO;

	ret = ci->roles[role]->start(ci);
	if (!ret)
		ci->role = role;
	return ret;
}

287
static inline void ci_role_stop(struct ci_hdrc *ci)
288
289
290
291
292
293
294
295
296
297
298
{
	enum ci_role role = ci->role;

	if (role == CI_ROLE_END)
		return;

	ci->role = CI_ROLE_END;

	ci->roles[role]->stop(ci);
}

299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
/**
 * hw_read_id_reg: reads from a identification register
 * @ci: the controller
 * @offset: offset from the beginning of identification registers region
 * @mask: bitfield mask
 *
 * This function returns register contents
 */
static inline u32 hw_read_id_reg(struct ci_hdrc *ci, u32 offset, u32 mask)
{
	return ioread32(ci->hw_bank.abs + offset) & mask;
}

/**
 * hw_write_id_reg: writes to a identification register
 * @ci: the controller
 * @offset: offset from the beginning of identification registers region
 * @mask: bitfield mask
 * @data: new value
 */
static inline void hw_write_id_reg(struct ci_hdrc *ci, u32 offset,
			    u32 mask, u32 data)
{
	if (~mask)
		data = (ioread32(ci->hw_bank.abs + offset) & ~mask)
			| (data & mask);

	iowrite32(data, ci->hw_bank.abs + offset);
}

329
330
/**
 * hw_read: reads from a hw register
331
 * @ci: the controller
332
333
334
335
336
 * @reg:  register index
 * @mask: bitfield mask
 *
 * This function returns register contents
 */
337
static inline u32 hw_read(struct ci_hdrc *ci, enum ci_hw_regs reg, u32 mask)
338
{
339
	return ioread32(ci->hw_bank.regmap[reg]) & mask;
340
341
}

342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
#ifdef CONFIG_SOC_IMX28
static inline void imx28_ci_writel(u32 val, volatile void __iomem *addr)
{
	__asm__ ("swp %0, %0, [%1]" : : "r"(val), "r"(addr));
}
#else
static inline void imx28_ci_writel(u32 val, volatile void __iomem *addr)
{
}
#endif

static inline void __hw_write(struct ci_hdrc *ci, u32 val,
		void __iomem *addr)
{
	if (ci->imx28_write_fix)
		imx28_ci_writel(val, addr);
	else
		iowrite32(val, addr);
}

362
363
/**
 * hw_write: writes to a hw register
364
 * @ci: the controller
365
366
367
368
 * @reg:  register index
 * @mask: bitfield mask
 * @data: new value
 */
369
static inline void hw_write(struct ci_hdrc *ci, enum ci_hw_regs reg,
370
371
372
			    u32 mask, u32 data)
{
	if (~mask)
373
		data = (ioread32(ci->hw_bank.regmap[reg]) & ~mask)
374
375
			| (data & mask);

376
	__hw_write(ci, data, ci->hw_bank.regmap[reg]);
377
378
379
380
}

/**
 * hw_test_and_clear: tests & clears a hw register
381
 * @ci: the controller
382
383
384
385
386
 * @reg:  register index
 * @mask: bitfield mask
 *
 * This function returns register contents
 */
387
static inline u32 hw_test_and_clear(struct ci_hdrc *ci, enum ci_hw_regs reg,
388
389
				    u32 mask)
{
390
	u32 val = ioread32(ci->hw_bank.regmap[reg]) & mask;
391

392
	__hw_write(ci, val, ci->hw_bank.regmap[reg]);
393
394
395
396
397
	return val;
}

/**
 * hw_test_and_write: tests & writes a hw register
398
 * @ci: the controller
399
400
401
402
403
404
 * @reg:  register index
 * @mask: bitfield mask
 * @data: new value
 *
 * This function returns register contents
 */
405
static inline u32 hw_test_and_write(struct ci_hdrc *ci, enum ci_hw_regs reg,
406
407
				    u32 mask, u32 data)
{
408
	u32 val = hw_read(ci, reg, ~0);
409

410
	hw_write(ci, reg, mask, data);
411
	return (val & mask) >> __ffs(mask);
412
413
}

414
415
416
/**
 * ci_otg_is_fsm_mode: runtime check if otg controller
 * is in otg fsm mode.
417
418
 *
 * @ci: chipidea device
419
420
421
422
 */
static inline bool ci_otg_is_fsm_mode(struct ci_hdrc *ci)
{
#ifdef CONFIG_USB_OTG_FSM
423
424
	struct usb_otg_caps *otg_caps = &ci->platdata->ci_otg_caps;

425
	return ci->is_otg && ci->roles[CI_ROLE_HOST] &&
426
427
		ci->roles[CI_ROLE_GADGET] && (otg_caps->srp_support ||
		otg_caps->hnp_support || otg_caps->adp_support);
428
429
430
431
432
#else
	return false;
#endif
}

433
434
435
436
437
438
439
440
441
442
#if IS_ENABLED(CONFIG_USB_CHIPIDEA_ULPI)
int ci_ulpi_init(struct ci_hdrc *ci);
void ci_ulpi_exit(struct ci_hdrc *ci);
int ci_ulpi_resume(struct ci_hdrc *ci);
#else
static inline int ci_ulpi_init(struct ci_hdrc *ci) { return 0; }
static inline void ci_ulpi_exit(struct ci_hdrc *ci) { }
static inline int ci_ulpi_resume(struct ci_hdrc *ci) { return 0; }
#endif

443
444
445
446
u32 hw_read_intr_enable(struct ci_hdrc *ci);

u32 hw_read_intr_status(struct ci_hdrc *ci);

447
int hw_device_reset(struct ci_hdrc *ci);
448

449
int hw_port_test_set(struct ci_hdrc *ci, u8 mode);
450

451
u8 hw_port_test_get(struct ci_hdrc *ci);
452

453
454
void hw_phymode_configure(struct ci_hdrc *ci);

455
456
void ci_platform_configure(struct ci_hdrc *ci);

457
458
459
int dbg_create_files(struct ci_hdrc *ci);

void dbg_remove_files(struct ci_hdrc *ci);
460
#endif	/* __DRIVERS_USB_CHIPIDEA_CI_H */