Skip to content
Snippets Groups Projects
Select Git revision
  • v5.4-rt
  • v5.10-rt
  • v6.6-rt
  • v6.1-rt
  • v6.6-rt-next
  • v4.19-rt
  • v4.14-rt
  • v6.6-rt-rebase
  • v5.15-rt
  • v5.15-rt-next
  • v6.1-rt-next
  • v6.1-rt-rebase
  • v4.9-rt
  • v4.19-rt-next
  • v4.4-rt
  • v5.10-rt-next
  • v5.15-rt-rebase
  • stable-rt/v5.10-rt
  • v4.14-rt-next
  • v5.10-rt-rebase
  • v5.10.235-rt128-rc1 protected
  • v5.4.290-rt96-rebase protected
  • v5.4.290-rt96 protected
  • v6.6.78-rt52-rc1 protected
  • v5.10.234-rt127-rebase protected
  • v5.10.234-rt127 protected
  • v5.4.290-rt95-rebase protected
  • v6.6.78-rt51-rebase protected
  • v6.6.78-rt51 protected
  • v5.4.290-rt95 protected
  • v5.10.234-rt126-rebase protected
  • v5.10.234-rt126 protected
  • v6.6.77-rt50-rebase protected
  • v6.6.77-rt50 protected
  • v6.1.128-rt49-rebase protected
  • v6.1.128-rt49 protected
  • v6.6.76-rt49-rebase protected
  • v6.6.76-rt49 protected
  • v5.10.234-rt126-rc1 protected
  • v6.1.127-rt48-rebase protected
40 results
Search by author
  • Any Author
  • Arch Bot Arch Bot archbot
  • David Runge David Runge dvzrv
  • John Doe John Doe archceo
  • Santiago Torres-Arias Santiago Torres-Arias sangy
4 authors
This project is mirrored from https://git.kernel.org/pub/scm/linux/kernel/git/rt/linux-stable-rt.git. Pull mirroring updated .
  1. Aug 02, 2011
  3. Aug 01, 2011
  5. Jul 29, 2011
  7. Jul 26, 2011
  9. Jul 25, 2011
  11. Jul 23, 2011
    • Mark Brown's avatar
      regmap: Add generic non-memory mapped register access API · b83a313b
      Mark Brown authored 
      
There are many places in the tree where we implement register access for
devices on non-memory mapped buses, especially I2C and SPI. Since hardware
designers seem to have settled on a relatively consistent set of register
interfaces this can be effectively factored out into shared code.  There
are a standard set of formats for marshalling data for exchange with the
device, with the actual I/O mechanisms generally being simple byte
streams.

We create an abstraction for marshaling data into formats which can be
sent on the control interfaces, and create a standard method for
plugging in actual transport underneath that.

This is mostly a refactoring and renaming of the bottom level of the
existing code for sharing register I/O which we have in ASoC. A
subsequent patch in this series converts ASoC to use this.  The main
difference in interface is that reads return values by writing to a
location provided by a pointer rather than in the return value, ensuring
we can use the full range of the type for register data.  We also use
unsigned types rather than ints for the same reason.

As some of the devices can have very large register maps the existing
ASoC code also contains infrastructure for managing register caches.
This cache work will be moved over in a future stage to allow for
separate review, the current patch only deals with the physical I/O.

Signed-off-by: default avatarMark Brown <broonie@opensource.wolfsonmicro.com>
Acked-by: default avatarLiam Girdwood <lrg@ti.com>
Acked-by: default avatarGreg Kroah-Hartman <gregkh@suse.de>
Acked-by: default avatarWolfram Sang <w.sang@pengutronix.de>
Acked-by: default avatarGrant Likely <grant.likely@secretlab.ca>
      b83a313b
  13. Jul 22, 2011
  15. Jul 21, 2011
  17. Jul 20, 2011
  19. Jul 18, 2011
  21. Jul 15, 2011
  23. Jul 13, 2011
  25. Jul 12, 2011
  27. Jul 09, 2011
  29. Jul 07, 2011
  31. Jul 06, 2011
  33. Jul 05, 2011
  35. Jun 30, 2011
  37. Jun 29, 2011