Skip to content
Snippets Groups Projects
This project is mirrored from https://git.kernel.org/pub/scm/linux/kernel/git/rt/linux-stable-rt.git. Pull mirroring updated .
  1. Oct 25, 2011
  2. Aug 29, 2011
  3. Aug 24, 2011
  4. Aug 12, 2011
  5. Aug 03, 2011
    • Len Brown's avatar
      mrst_pmu: driver for Intel Moorestown Power Management Unit · 6dccf9c5
      Len Brown authored
      
      The Moorestown (MRST) Power Management Unit (PMU) driver
      directs the SOC power states in the "Langwell" south complex (SCU).
      
      It hooks pci_platform_pm_ops[] and thus observes all PCI ".set_state"
      requests.  For devices in the SC, the pmu driver translates those
      PCI requests into the appropriate commands for the SCU.
      
      The PMU driver helps implement S0i3, a deep system idle power idle state.
      Entry into S0i3 is via cpuidle, just like regular processor c-states.
      S0i3 depends on pre-conditions including uni-processor, graphics off,
      and certain IO devices in the SC must be off.  If those pre-conditions
      are met, then the PMU allows cpuidle to enter S0i3, otherwise such requests
      are demoted, either to Atom C4 or Atom C6.
      
      This driver is based on prototype work by Bruce Flemming,
      Illyas Mansoor, Rajeev D. Muralidhar, Vishwesh M. Rudramuni,
      Hari Seshadri and Sujith Thomas.  The current driver also
      includes contributions from H. Peter Anvin, Arjan van de Ven,
      Kristen Accardi, and Yong Wang.
      
      Thanks for additional review feedback from Alan Cox and Randy Dunlap.
      
      Acked-by: default avatarAlan Cox <alan@linux.intel.com>
      Acked-by: default avatarH. Peter Anvin <hpa@linux.intel.com>
      Signed-off-by: default avatarLen Brown <len.brown@intel.com>
      6dccf9c5
  6. Aug 02, 2011
  7. Aug 01, 2011
  8. Jul 29, 2011
    • Dominik Brodowski's avatar
      cpupowerutils - cpufrequtils extended with quite some features · 7fe2f639
      Dominik Brodowski authored
      
      CPU power consumption vs performance tuning is no longer
      limited to CPU frequency switching anymore: deep sleep states,
      traditional dynamic frequency scaling and hidden turbo/boost
      frequencies are tied close together and depend on each other.
      The first two exist on different architectures like PPC, Itanium and
      ARM, the latter (so far) only on X86. On X86 the APU (CPU+GPU) will
      only run most efficiently if CPU and GPU has proper power management
      in place.
      
      Users and Developers want to have *one* tool to get an overview what
      their system supports and to monitor and debug CPU power management
      in detail. The tool should compile and work on as many architectures
      as possible.
      
      Once this tool stabilizes a bit, it is intended to replace the
      Intel-specific tools in tools/power/x86
      
      Signed-off-by: default avatarDominik Brodowski <linux@dominikbrodowski.net>
      7fe2f639
    • Joe Perches's avatar
      MAINTAINERS: orphan FrameRelay DLCI · c173bfac
      Joe Perches authored
      
      Mike McLagan hasn't contributed in many years and his email bounces.
      
      Signed-off-by: default avatarJoe Perches <joe@perches.com>
      Cc: David Miller <davem@davemloft.net>
      Cc: Stephen Hemminger <shemminger@linux-foundation.org>
      Signed-off-by: default avatarAndrew Morton <akpm@linux-foundation.org>
      Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
      c173bfac
  9. Jul 28, 2011
  10. Jul 27, 2011
  11. Jul 26, 2011
  12. Jul 25, 2011
  13. Jul 23, 2011
    • Mark Brown's avatar
      regmap: Add generic non-memory mapped register access API · b83a313b
      Mark Brown authored
      
      There are many places in the tree where we implement register access for
      devices on non-memory mapped buses, especially I2C and SPI. Since hardware
      designers seem to have settled on a relatively consistent set of register
      interfaces this can be effectively factored out into shared code.  There
      are a standard set of formats for marshalling data for exchange with the
      device, with the actual I/O mechanisms generally being simple byte
      streams.
      
      We create an abstraction for marshaling data into formats which can be
      sent on the control interfaces, and create a standard method for
      plugging in actual transport underneath that.
      
      This is mostly a refactoring and renaming of the bottom level of the
      existing code for sharing register I/O which we have in ASoC. A
      subsequent patch in this series converts ASoC to use this.  The main
      difference in interface is that reads return values by writing to a
      location provided by a pointer rather than in the return value, ensuring
      we can use the full range of the type for register data.  We also use
      unsigned types rather than ints for the same reason.
      
      As some of the devices can have very large register maps the existing
      ASoC code also contains infrastructure for managing register caches.
      This cache work will be moved over in a future stage to allow for
      separate review, the current patch only deals with the physical I/O.
      
      Signed-off-by: default avatarMark Brown <broonie@opensource.wolfsonmicro.com>
      Acked-by: default avatarLiam Girdwood <lrg@ti.com>
      Acked-by: default avatarGreg Kroah-Hartman <gregkh@suse.de>
      Acked-by: default avatarWolfram Sang <w.sang@pengutronix.de>
      Acked-by: default avatarGrant Likely <grant.likely@secretlab.ca>
      b83a313b
  14. Jul 22, 2011
  15. Jul 21, 2011
  16. Jul 20, 2011
  17. Jul 18, 2011
  18. Jul 15, 2011
  19. Jul 13, 2011
  20. Jul 12, 2011
  21. Jul 09, 2011
  22. Jul 07, 2011
  23. Jul 06, 2011
  24. Jul 05, 2011
Loading